

IEEE 42nd International Symposium on Multiple-Valued Logic ISMVL-2012: May 14-16, Victoria, BC, Canada



Call for Papers

The **Multiple-Valued Logic Technical Committee of the IEEE Computer Society** will hold its 42nd annual symposium on May 14-16, 2012, in Victoria, British Columbia, Canada.

You are invited to submit an original paper, survey or tutorial paper on any subject in the area of multiple-valued logic, including but not limited to:

- Algebra and Formal Aspects
- ATPG and SAT
- Automatic Reasoning
- Circuit/Device Implementation
- Communication Systems
- Computer Arithmetic
- Data Mining
- Fuzzy Systems and Soft Computing
- Image Processing
- Logic Design and Switching Theory
- Logic Programming
- Machine Learning and Robotics
- Mathematical Fuzzy Logic
- Nanotechnology
- Philosophical Aspects
- Quantum Computing
- Quantum Cryptography
- Signal Processing
- Spectral Techniques
- Verification

Authors should submit papers by November 1, 2011 using the on-line submission system that will be available via the conference web site. Each manuscript should include a 50-100 word abstract, and should not exceed 6 pages in the 2-column IEEE Proceedings format.

A selection of the papers presented at the ISMVL 2012 will be invited to provide an extended version to be published in a special issue of the **Journal of Multiple-Valued Logic and Soft Computing**.

Important dates:

Paper submission	November 1, 2011 (see http://ismvl.cs.uvic.ca for details)
Author notification	February 1, 2012
Final version due	March 1, 2012
Early registration deadline	April 1, 2012

ISMVL-2012 Program Chair

Dr. Vincent Gaudet
Department of Electrical and Computer Engineering
University of Waterloo
200 University Avenue West
Waterloo, ON N2L 3G1 Canada
+1 519 888 4567 x37445
vcgaudet@uwaterloo.ca

ISMVL-2012 Symposium Chair

Dr. Michael Miller
Department of Computer Science
University of Victoria
PO Box 3066 STN CSC
Victoria, BC V8W 3P6 Canada
+1 250 721 7971
mmiller@uvic.ca



IEEE Computer Society
Technical Committee on
Multiple-Valued Logic



University
of Victoria